


# Specific Reliability Aspects of SiC Power Semiconductors

T. Basler

14<sup>th</sup> February 2025

- 1 Special material properties  
**...and the need for new tests**
- 2 Package related aspects
- 3 Gate oxide
- 4 Bipolar degradation



## Pros and Cons

	Si	4H-SiC
band gap [eV]	1.124	3.23
critical field strength $E_{BD}$ [V/cm]	$2 \times 10^5$	$3 \times 10^6$
MOS channel mobility [ $\text{cm}^2/\text{Vs}$ ]	500	< 70
thermal conductivity [W/mmK]	0.13	0.37
CTE [ppm/K]	2.6	4.3
Young's modulus (E-Modul) E [GPa]	162	501
crystal quality (base material)	++	+-

(300K)

- ← low leakage currents ( $n_i$ ), high temperatures
- ← thin/high-doped drift zones → low  $R_{on} \times A$
- ← more challenging oxidation process (defects)
- } high stress for joining layers (solder, bonds...)
- ← bipolar degradation ( $R_{on}$  drift over time)



- higher current and power density
- stiffer material + high thermal conductivity

= chip edges are more stressed during power cycling


• countermeasures:

- sintering, diffusion solder
- copper metallization + bond wires
- improved bonding

= **similar lifetime of Si devices**



solder cracks at chip edges




factor 3-4 less power cycling lifetime


# Gate Oxide – The $V_{GS}$ Step Test for Dielectric Stability

- SiC: larger number of gate-oxide defects = extrinsics → screening necessary!
- Beier-Möbius et al. 2016 → verification via new gate-voltage ( $V_{GS}$ ) step test



## SiC MOSFET



## Si IGBT




[5]




- 2/2023 step test in JEDEC JEP194

# Gate Oxide – Actual Step Test Results




- Strong deviation of intrinsic failures among tested groups
- Apparently, well defined screening procedure by many manufacturers
- Shape parameter describes process stability  $\rightarrow \beta \uparrow =$  low oxide thickness variation
- Newer generations with reduced oxide thickness  $\rightarrow R_{on} * A \downarrow$  (M1.1  $\rightarrow$  M1.2)


- gate-switching stress (GSS) can lead to threshold voltage  $V_{TH}$  shift



- new test was introduced
- reason: charging and neutralization of interface traps between  $\text{SiO}_2/\text{SiC}$  leads to modification of interface (traps)




fit for application-near drift via power laws



# Bipolar Degradation at Initial Crystal Defects

- Basal plane dislocations (BPD) in SiC raw material ( $500-2000 \text{ cm}^{-2}$ )


- ( $4^\circ$ ) off-cut during boule dicing




- EPI process should convert BPD in uncritical defects  $\rightarrow$  but not 100%

- BPD can reach through drift zone and critical conversion points could remain

- stacking faults (SF) growth at BPDs during bipolar current conduction (e-h recombination)




= deactivation of active area ( $R_{\text{DS(on)}} \uparrow$ )



must be tested under application conditions  
DC mode, dead-time mode = new reliability tests




# Bipolar Degradation under High Current (Repetitive Surge Current) Here: Electroluminescence Microscopy from the Drain Side





After stress pictures: For (high) currents stacking faults may grow...

# Bipolar Degradation under Dead Time Mode



- development of new application-near test concept (TUC + Infineon)




Take-away: Small dead times may help to suppress bipolar degradation in the application (one reason: built-up of electron-hole plasma needs some time)

- SiC power devices with specific (new) reliability aspects
  - worse mechanical properties → check on **power-cycling** capability
  - gate-oxide process more challenging → higher number of point-defects at SiC/SiO<sub>2</sub> interface and higher defect rate within oxide
    - $V_{TH}$  drift due to switching, test stability with **GSS test**
    - enhanced screening, proof with  **$V_{GS}$  step test**
  - higher amount of crystal defects can lead to bipolar degradation
    - improve crystal quality (supplier)
    - application-near testing with new methods ("**dead-time test**") + improved physical understanding
- **BUT:** great potential for SiC → much higher efficiency + new applications




# High-Power Application Example



New S-Bahn in Munich with 3.3 kV SiC MOSFET with **10-13%**<sup>[11]</sup> higher overall efficiency

# Thank you for your attention!



- [1] pictures from the “Deutscher Zukunftspreis” 2024 (Team 3)
- [2] C. Herold, M. Schäfer, F. Sauerland, T. Poller, J. Lutz, O. Schilling: “Power cycling capability of Modules with SiC-Diodes” Proceedings CIPS 2014
- [3] Hoffmann et al. Comparison of the Power Cycling Performance of Silicon and Silicon Carbide Power Devices in a Baseplate Less Module Package at Different Temperature Swings, ISPSD, 2021
- [4] T. Aichinger, G. Rescher, and G. Pobegen. Threshold voltage peculiarities and bias temperature instabilities of SiC MOSFETs. Microelectronics Reliability, 80:68 – 78, 2018.
- [5] M. Beier-Moebius and J. Lutz. Breakdown of Gate Oxide of SiC-MOSFETs and Si-IGBTs under High Temperature and High Gate Voltage. In PCIM Europe 2017, pages 1–8, May 2017.
- [6] R. Boldyrjew-Mast, S. Thiele, and T. Basler, “Gate Oxide Reliability of Current Generation 1.2 kV SiC MOSFETs under Step-Wise Increased Gate Voltage,” in PCIM Europe 2024, Jun. 2024, pp. 723–730.
- [7] D. B. Habersat and A. J. Lelis, “AC-Stress Degradation and Its Anneal in SiC MOSFETs,” IEEE Transactions on Electron Devices, pp. 1–6, 2022.
- [8] P. Salmen, M. W. Feil, K. Waschneck, H. Reisinger, G. Rescher, and T. Aichinger, “A new test procedure to realistically estimate end-of-life electrical parameter stability of SiC MOSFETs in switching operation,” in 2021 IEEE International Reliability Physics Symposium (IRPS), Mar. 2021, pp. 1–7.
- [9] S. Palanisamy et al. Investigation of the bipolar degradation of SiC MOSFET body diodes and the influence of current density. In 2021 IEEE International Reliability Physics Symposium (IRPS), pages 1–6, March 2021
- [10] C. Herrmann et. al. Dead Time Dependency of Bipolar Degradation in SiC MOSFETs, to be published at ISPSD’25, 2025
- [11] <https://www.mobility.siemens.com/global/de/unternehmen/stories/siliziumcarbid-ein-stoff-der-entwickler-traeumen-laesst.html>