# The Unique Role of Thermal Test Vehicles (TTV) for TIM Characterization and Reliability Investigation

41th Chemnitz Seminar »Test and Reliability Solutions – New Opportunities for Electronic Components and Systems«





## OUTLINE

### » Motivation

- > Advance packages, high performance computing
- > Challenges for TIMs in HPC packages
- » Thermal Test Vehicle solution at NANOTEST
  - > Customer specifics TTV solution, all-in-one service
  - > Available thermal test chips (TTC)
  - Available thermal test vehicles (TTV)
  - > Available TTV control units (TCUs)
- » Case study: TTV design and assembly
- » TIM Characterization using TTV
- » Summary and outlook



### Motivation - what are TTV and what are they useful for?

- » Thermal Test Vehicle (TTV) is a thermal Twin of a package (e.g., CPU, GPU or NPU) to investigate thermal characteristics of these packages
- » Simulation of hot spots and power density variation and their impact on the package
- » Investigation of **Thermal Interface Materials** (TIM1, TIM1.5 and TIM2) under real applications
- » Development and investigation of **advanced cooling solutions** (air cooling, liquid cooling, injection cooling etc.)
- » Reliability investigation of packages
- » Development and optimization of **assembly process**



### Advance Packages for high performance computing (HPC)



**NVIDIA A100** 

Samsung (ECTC 2024)



Intel: Ponte Vecchio GPU



Intel® Gaudi® 3 accelerators

Intel® Gaudi® 2 accelerators





Mother board (FR4)



Dr. Mohamad Abo Ras

### TIMs in advance packages (TIM1 and TIM2)

- » TIM1 is applied between the silicon die and LID
- » Typical TIM1 are PCM, Gel, Grease or metallic TIM
- » Typical applications: Data centre, HPC.
- » Typical BLT: 20-50µm

- » TIM2 is applied between LID and heat sink
- » Typical TIM2 are Grease, Pad, Graphite sheet, Gap filler
- » Typical applications: Data centre, HPC.
- » Typical BLT: 100 300µm





Dr. Mohamad Abo Ras

5

- » TIM1.5 (sometime called TIM0) are applied directly between the silicon die and the external heat sink in lid-less packages.
- » Typical TIM1.5 are PCM, Grease or metallic TIM
- » Typical applications: Smart phones laptops or video graphics boards
- » Typical BLT: 50-100µm





- » Warpage Challenge: Increased warpage in chips complicates TIM development, especially for high-performance processors.
- » Increased Die Size: Larger die areas and multiple dies (chiplet) make TIM application and warpage control more challenging.
- » Material Compatibility: Ensuring TIM compatibility is crucial, especially for liquid and hybrid TIMs to maintain performance over time.
- » System Design Impact: Larger TIMs may need thicker layers, affecting design, especially in liquid cooling systems.
- » Long-Term Reliability: TIM reliability is vital for maintaining system thermal performance and longevity.



Silicon die (Thermal expansion: 2.5 ppm) Assembled at higher temperature Organic substrate (thermal expansion: 10-20 ppm) Cooled down to room temperature F F

Cooling from assembly temperature to room temperature creates stress and warpage due to the thermal expansion mismatch between the silicon die and organic substrate



Dr. Mohamad Abo Ras 14.02.2025

### Package warpage and its impact on TIM



Due to the thermal discrepancy between substrate and die, the TIM is exposed to high loads during heating/cooling, which leads to degradation (pumpout, delemination).

The larger the die, the higher the warpage and thus the load from the TIM



### Trend of increasing of die size in HPC packages





### From real package to TTV



#### TTC: Thermal Test Chip



# Thermal Test Vehicle solution at NANOTEST



Dr. Mohamad Abo Ras

### **Development steps of Thermal Test Vehicles (TTV)**

#### Design the customized TTV

We support our customers to verify their prospective package, TIMs and cooling solutions by offering TTV solution

#### This includes:

Chip design and fabrication  $\rightarrow$  Thermal test chips wafer **>>** 

**Substrate** 

design

- Chip configuration  $\rightarrow$  Concept and feasibility **>>**
- Design and manufacturing of substrate and ETB **>>**
- Assembly and quality assessment **>>**
- Measurement hardware **>>**
- Measurement and control software **>>**
- Calibration and qualification **>>**
- Performance and reliability tests **>>**

**Concept and** 

feasibility





**Thermal test** 

chip wafer

13

### Available Thermal Test Chip (as 8" wafer)



### Off-the-shelf Thermal Test Vehicles (small – large – larger)

#### TTV5



- » Based on the NT16-3k-FC
- » Chip size: 9.8 × 9.8 mm<sup>2</sup>
- » Substrate Size: 25 × 20 mm<sup>2</sup>
- » Blank silicon surface
- » 5 Temperature sensors (RTDs)
- » Uniform resistor heater
- » Total power: 140W



- » Based on the NT20-3k-FC
- » Chip size: 24.9 × 24.9 mm<sup>2</sup>
- » Substrate size: 60 × 60 mm<sup>2</sup>
- » Chip BSM: NiV-Pt-Au
- » 16 Temperature sensors (RTDs)
- » 4 Independent heater zones
- » Total package power: 2000 W

- » Based on the NT20-3k-FC
- » Chip size: 39.9 × 39.9 mm<sup>2</sup>
- » Available as single die or 4-dies chiplet
- » Substrate Size: 78 × 57 mm<sup>2</sup>
- » Chip BSM: Ti-NiV-Au
- » 56 Temperature sensors (RTDs)
- » 24 Independent heater zones
- » Total package power: 4000 W



\* Available from Q2 2025

### Control and measurement system for off-the-shelf TTVs

#### **Control unit for TTV5**



- » Hardware-software combination
- » Designed for NT16-TTV5
- » Features:

Dr. Mohamad Abo Ras

- » Heater control (automatic / manual)
- » Temperature monitoring
- » Data Logging

#### Control unit for TTV10



- » Controlling of power suppliers
- » Measurement and visualisation of RTDs
- » Scheduling for active power and temperature cycles
- » 19" case (stand-alone and integrable)
- » 4 Programmable PSU
- » DAQ with 8 Analog channels

\* Available from Q2 2025

#### **Control unit for TTV16\***

16





# Case Study: TTV design and assembly



Dr. Mohamad Abo Ras

### Chip configuration





### Thermal Test Vehicle (TTV)

- Die area of 620 mm<sup>2</sup> (10x10 unit cells)
- Substrate 60x60 mm<sup>2</sup>
- Four quadrant power zones of 12.4 x 12.4 mm<sup>2</sup>
- Single cell hotspots
- 16 RTD (corner, edge, center and more)









Dr. Mohamad Abo Ras

### TTV assembly 1 (Reflow process)







#### **Reflow parameters:**

- Transport speed: 650 mm/min
- Peak temperature: 254,5 °C
- Heating rate: 1.8 K/s
- cooling rate: 2.6 K/s









### TTV assembly 2 (underfill process)

Note / Condition

#### **4** TYPICAL PROPERTIES \*

	Parameter		UIIIT	NUCE / CUMUITIUM
	U8410-377			
	Filler Content	55	wt%	
	Filler Size Mean Max	0.5 0.6	μm	Measured by laser diffraction
	Color	Black		
Į	Viscosity	15	Pa∙s	@25°C
	Thermal Conductivity	0.40	W/mK	
	Tg DMA TMA	160 128	°C	Dual Cantilever Beam Compression
1	Coefficient of Thermal <tg Expansion (CTE) &gt;Tg</tg 	30 105	ppm/°C	ТМА
	Bending Modulus	8.6	GPa	
	Bending Strength	145	MPa	
	Storage Modulus (DMA) <tg &gt;Tg</tg 	8.6 0.20	GPa	Dual Cantilever Beam
	Volume Resistivity Initial Afer PCT	>1.0x10 <sup>15</sup> >1.0x10 <sup>12</sup>	Ω·cm	DC 500V PCT: 121°C, 2atm, 20 hours
	CI <sup>-</sup> Impurities Concentration Na K	< 20 < 5 < 1	ppm	PCT: 121°C, 2atm, 20 hours

\* This data is for reference and is not guaranteed.

#### **Underfill parameters:**

TTC

- Used Underfiller: Namics U8410-377
- Curing condition: 120 min @ 165°C
- Substrate temperature: 80°C
- Flow time: 3 min

Underfill results: No voids No delamination

🜌 Fraunhofer





 $\frown$ 



### Warpage measurement of both sides (at room temperature)



Dr. Mohamad Abo Ras

### Chip warpage at different chip temperature (active heated)







# How to reduce chip warpage?



Dr. Mohamad Abo Ras

### Warpage (after Flip Chip soldering and underfill)

Die size: 25mm x 25mm, package size: 75mm 75mm. Without stiffener ring



0,135mm

88.555

75.000

50.000

25,000





25

Dr. Mohamad Abo Ras

0 160mm

0,080

0,000 -0,080 -0,160

-0,240

85,118mm > 75,000

50,000

25,000

### Warpage (with mounted stiffener ring)

Die size: 25mm x 25mm, package size: 75mm 75mm. With stiffener ring



Stiffener ring does not influence a lot the chip warpage but it reduce the substrate warpage



### Warpage after BGA assembly on ETB (with stiffener ring)

Die size: 25mm x 25mm, package size: 75mm 75mm. With stiffener ring and after ETB assembly



Chip warpage has been reduced from 120  $\mu m$  to 60  $\mu m$  after TTV assembly on ETB (BGA w/o underfill)



Dr. Mohamad Abo Ras 14.02.2025

# **TIM Characterization & Aging investigation**



Dr. Mohamad Abo Ras

### LID Assembly

TIM Dispensing



TIM pressed onto die with glass plate (quick volume check)



Sealing Dispensing



Lidded TTV





high quality and uniformity of a thin layer of TIM can be achieved if the LID pocket fits to the chip height Milling pocket of the lid shallower than the chip height Mech. spacers Lid TTV (FC+PCB)

After pressing and curing of the sealant, uniform thickness of the BLT of TIM can be realized.



### Thermal Steady State Testing



$$R_{th,total} = \frac{T_c - THS}{P} \qquad R_{th,TIM1} = \frac{T_c - TLID}{P} \qquad R_{th,TIM2} = \frac{T_{LID} - THS}{P}$$

$$R_{th,till} = \frac{\Delta \overline{T}}{P} = 0.144 \frac{K}{W} \qquad R_{th}(x,y) = \frac{\Delta T}{P_{cell}} \qquad R_{th,min} = 12 \frac{K}{W}$$

$$R_{th,max} = 16.5 \frac{K}{W}$$

- » Steady State Testing is **simple way** for:
  - » Determination of maximal power P=f(T)
  - » Investigation of cooling performance
  - » Investigation of TIM performance
  - » Determination of thermal resistance



### Active cycle test vs. passive cycle test

#### Active cycle test

- » Package is powered and operational. Power cycling (turning the system on/off)
- » Testing electrical, thermal and thermomechanical performance under real operating conditions
- » In-situ (real time) degradation monitoring
  - > Validate functionality and performance
  - > Test reliability under dynamic loads
  - > Identify hotspots or weak points



#### Passive cycle test

- » No active power supply involved Temperature cycling tests (-55°C +150°C) or (-40°C +125°C)
- » Testing of mechanical and thermal stability of the package
- » Ex-situ degradation test (often destructive)
  - > Evaluate structural integrity
  - > Analyse solder joints, substrates, and package housing
  - > Long-term reliability under extreme conditions



### Test setup for active cycle test of TIM using TTV





Dr. Mohamad Abo Ras

### Active thermal cycle (schematics results)





### Active thermal cycle (results)









34

120

- 110

100

- 90

- 80

70

- 60

ŝ

### GIF 1000 cycles (40 s cycles 30-100 °C) – Worsening and Self Curing





Dr. Mohamad Abo Ras

### Conclusion

- » Thermal Test Vehicle serves as a valuable tool for investigation of advanced packages (e.g. HPC) applications), their TIMs, cooling solution or reliability.
- » The interposer of the future is an organic interposer
  - $\rightarrow$  Chip warpage is an issue  $\rightarrow$  low CET substrate materials are required
  - $\rightarrow$  High stress on bumps  $\rightarrow$  chiplet
  - $\rightarrow$  Chip cooling is a big challenge due to warpage  $\rightarrow$  new cooling innovations are needed (e.g. LID-less or flexible LID)
- » TIM is the bottleneck of thermal path.
- » Initial thermal performance of the TIM is only half of the story
- » Long-term stability of the TIM is much more important, as the TIM is exposed to enormous loads.
- » Long-term stability of TIMs can be tested by active or passive cycle test.
- » Active cycle test using TTV is the method of choice for "real world" TIM investigation





### Thank you for you attention!

Any Questions?

nanotest.eu

Berliner Nanotest und Design GmbHVolmerstr. 9 B, 12489 Berlin, Germanyinfo@nanotest.eu+49 30 6392 3880