



# Open TSV technology for 3D sensor applications



J Siegert, F Schrank, J Kraft, T Bodner, K Rohrer, S Jessenig, B Löffler, M Schrems

Chemnitz, 23 Jun 2015

Confidential © ams AG 2015



# Agenda

**Introduction / Motivation**

**TSV concept at ams**

**Applications**

**Outlook / Conclusions**



# World of Sensors

Providing a seamless human-machine interface for a richer and more intuitive user experience

## Communications & Consumer



- Ambient light, color & proximity sensing
- Gesture recognition
- NFC based contactless payment solutions
- Active noise cancellation
- Power management solutions

## Automotive



- Safety systems
- Battery management
- Position sensing
- Comfort & chassis sensors
- Advanced driver assistance

## Industrial



- Industrial/building automation
- Motion control
- Heat, Ventilation & Air conditioning (HVAC))
- Position sensing

## Medical



- Digital x-ray
- Computed Tomography
- Surgical Robots
- Diagnostic equipment

## Environment



- Lightning sensors
- Chemical Sensors
- Seismic analysis
- Temperature sensors
- Day light harvesting

## Health/Fitness




- Diabetes management
- Heart rate monitors
- Medication tracking
- Activity trackers



# Sensors and Smart Systems

Sensors and ICs make systems smart

## Smart system block diagram



Source: M.Schrems et al., 3D TSV Summit (2015)

## Examples

Wearable/Fitness



Smart Watch



Smart Phone




Smart Home




...

## Smart Everything!

# Sensor integration options




- SoC with TSV and RDL
- Integration by W2W bonding for matched sensor and IC die sizes and D2W stacking
- Integration by D2W bonding if the IC die size is larger than sensor die size



- Form factor reduction
- Performance advantages
- System cost reduction

# 3D integrated miniaturized smart system



**Wafer Level Package (WLP) including Bumping**




# Agenda

Introduction / Motivation


**TSV concept at ams**

Applications


Outlook / Conclusions



# ams AG versatile open TSV integration concepts




W2W based concept  
(3D)



SoC and D2W compatible concept  
(2.5D, passive/active interposer)




# Process flows outlines



# 2.5D optical sensor


Active interposer




# Permanent handling wafer bonding

## Topics of direct bonding development

- Bond oxide CMP optimization
- Optimization of stepper shot map



CSAM of conventional HW bond




CSAM with optimized stepper shot map

# Impact of bond voids on TSV

Even small voids  $<0.25 \text{ mm}^2$  can cause TSV damages



CSAM with micro voids




Microscope image of CMOS front side after HW removal


# Wafer thinning and edge trimming

- Thin wafer has a sharp edge → protection during handling required
- Thin wafer must be smaller than handling wafer → edge trimming



Bonded stack, thickness 1450  $\mu\text{m}$



Edge trimming




Wafer thinning, target thickness CMOS wafer 200  $\mu\text{m}$




# TSV DRIE development


- AR 2.5:1
- Stop on oxide
- Sidewall




SEM cross section



low undercut




low roughness




no notching

# TSV clean


- Clean TSV sidewalls/bottom critical for layer adhesion
- High topography structures: Conventional methods inefficient



Bosch process



Isolation etch





Metal etch

# Lithography




Options for lithography (resist coating) on high topography wafers include

- Dry film lamination
- Nanospray/Spray coating





# Open TSV layer stack



RDL metallization (AlCu)

Dielectric (SiO<sub>2</sub>)

TSV metallization (W)

Passivation (SiN/SiO<sub>2</sub>)

Dielectric (SiO<sub>2</sub>)


TSV metallization (W)

Passivation (SiN/SiO<sub>2</sub>)


ILD

Metal 1

# Electrical characterization



TSV resistance  
avg = 0.43 Ohm



TSV leakage < 1 nA




# Agenda

Introduction / Motivation


TSV concept at ams

**Applications**


Outlook / Conclusions




# 3D integrated photo sensor IC product example




Ultra low-noise circuitry  
→ 80% less energy consumption



# 2.5D integrated optical sensor IC product example




Source: M. Schrems et al., ESSDERC 2014



Source: F. Schrank et al., Minapad 2015




# 3D chemical sensor ICs with TSV

- **Sensor architecture**
  - Gas-sensing metal oxide layer
  - Micro-hotplate ( $\mu$ HP)
  - Temperature control
  - Readout circuit
- **TSV interconnects**
- **System-On Chip**
- **CMOS process**




Source: A.Nemecek et al., Semicon Europe 2014, FHWN, ams AG, AIT, MCL

# 3D chemical sensor ICs with TSV contd.



# Si Interposer with optical and electrical TSVs



Source: T.Tekin, EU FP7 PhoxTroT – Semicon West 2014 (FhG, ams AG)





# Agenda

Introduction / Motivation

TSV concept at ams


Applications

**Outlook / Conclusions**





# Outlook – TSV shrink

- TSV last with increased AR to 5:1
- Challenges:
  - DRIE
  - Deposition
  - Cleaning



SEM of cross section



## Conclusion

- **Open TSV AR 2.5:1 (100  $\mu\text{m}$  and 80  $\mu\text{m}$  diameter)**
- **Versatile process flow for TSV and RDL established**
- **Maturity of technology proven with electrical data**
- **First results of TSV shrink to AR 5:1**

## Acknowledgement

- **Entire ams AG project team**
- **EPPL “Enhanced Power Pilot Line” project co-funded by the ENIAC Joint Undertaking under the ENIAC JU Grant Agreement n. 325608**



**Thank you**

Please visit our website [www.ams.com](http://www.ams.com)



**Sensing Excellence**

Problem statements plus IC expertise equals brilliant solutions