

Your Vision, Our Future

[Chemnitzer Seminar 23th June, 2015] A 3D stacked CMOS image sensor with 16Mpixel global-shutter mode using 4 million interconnections

OL20150702-

OToru Kondo, Yoshiaki Takemoto, Kenji Kobayashi, Mitsuhiro Tsukimura, Naohiro Takazawa, Hideki Kato, Shunsuke Suzuki, Jun Aoki, Haruhisa Saito, Yuichi Gomi, Seisuke Matsuda, and Yoshitaka Tadaki

> Olympus, Hachioji, Japan toru_kondo@ot.olympus.co.jp

Contents


- Background
 - Motivation/target
 - Previous work (ISSCC2013)
 - 3D Stacked image sensor
 - New target
- Sensor design
 - Image sensor architecture
- Present results
 - Image captured with sensor
 - Image sensor specifications
- Summary
 - Conclusion
 - Future work

Contents

- Background
 - Motivation/target
 - Previous work (ISSCC2013)
 - 3D stacked image sensor
 - New target
- Sensor design
 - Image sensor architecture
- Present results
 - Image captured with sensor
 - Image sensor specifications
- Summary
 - Conclusion
 - Future work

Rolling shutter (RS) operation To prevent "rolling shutter distortion", mechanical shutter is necessity.

Rolling shutter image sensor : line by line exposure => It has the distortion when captured moving target





Background (Motivation)

Global shutter (GS) CMOS image sensor (CIS) ideal for digital cameras

No rolling shutter distortion/no mechanical shutter

-High speed continuous shooting

- -Seamless shooting between still mode and movie mode
- -No black-out period for electronic view finder



Our Targets


To develop a GS image sensor for digital cameras with:

- High resolution: <u>16M pixels</u>
- High image quality: 3.8-um BSI pixel
- •No artifacts: <u>small parasitic light sensitivity</u>




General Problems of Global Shutter CIS


Storage node in same substrate as Photo Diode (PD) Storage node beside PD



Our Previous Work (ISSCC2013)



FSI, BSI, 3D stacked image sensor




Our New Work

Chip size $6.5 \times 6.5 \text{ mm}$ Bigger chip sizeEffective pixels $704 (H) \times 512 (V)$ Higher resolutionPixel size $4.3 \times 4.3 \mu m$ Smaller pixel sizeNumber of interconnections $90,112$ Higher numberMinimum pitch of interconnection $8.6 \mu m$ Smaller pitchParasitic light sensitivity (PLS) $-160 dB$ Keep high performanBetter image quality	ISSCC2013		New Target
Pixel size 4.3 × 4.3 μm Smaller pixel size Number of interconnections 90,112 Higher number Minimum pitch of interconnection 8.6 μm Smaller pitch Parasitic light sensitivity (PLS) -160 dB Keep high performant	Chip size	6.5 ×6.5 mm	Bigger chip size
Number of interconnections90,112Higher numberMinimum pitch of interconnection8.6 μmSmaller pitchParasitic light sensitivity (PLS)-160 dBKeep high performant	Effective pixels	704 (H) $ imes$ 512 (V)	Higher resolution
interconnections90,112Higher numberMinimum pitch of interconnection8.6 μmSmaller pitchParasitic light sensitivity (PLS)-160 dBKeep high performan	Pixel size	$4.3 imes4.3~\mu m$	Smaller pixel size
interconnection 8.6 μm Smaller pitch Parasitic light sensitivity (PLS) -160 dB Keep high performan		90,112	Higher number
sensitivity (PLS)	•	8.6 μm	Smaller pitch
Better image quality	v	-160 dB	Keep high performance
OI 20150702-1 and a			Better image quality


Contents

- Background
 - Motivation/target
 - Previous work (ISSCC2013)
 - New target
- Sensor design
 - Image sensor architecture
- Present results
 - Image captured with sensor
 - Image sensor specifications
- Summary
 - Conclusion
 - Future work


Appearance of Die




Block Diagram (Whole Chip)



Device Structure




Schematic of a pixel unit circuit



Timing Diagram of Image Sensor


Timing from PD to storage node in GS mode => 4-time frame reset & transfer Reset and signal levels are readout for pixel CDS.



Timing Diagram of Image Sensor

Timing from storage node to column circuit in GS mode => Rolling readout at 5 fps

Ref. and signal levels are readout for column CDS.



Contents

- Background
 - Motivation/target
 - Previous work (ISSCC2013)
 - New target
- Sensor design
 - Image sensor architecture
- Present results
 - Image captured with sensor
 - Image sensor specifications
- Summary
 - Conclusion
 - Future work

Captured Image : Color sample

16Mpixel high resolution image with Onchip color filter





Captured Image : B/W sample

Scene: A target (a fan) moving very fast Tint:125us



Captured in RS 60-fps mode with <u>a commercially available</u> camera



Captured in GS mode with <u>our image sensor</u>

Specifications

	This work	Previous work
Fabrication process of top substrate	0.18-µm 1P6M	0.18-µm 1P6M
Fabrication process of bottom substrate	0.13-µm 1P6M	0.18-µm 1P6M
Chip size	20.1 $ imes$ 19.66 mm	6.5 imes 6.5 mm
Pixel area size	17.51 $ imes$ 13.22 mm	3.03 imes 2.20 mm
Effective pixels	4608 (H) $ imes$ 3480 (V)	704 (H) $ imes$ 512 (V)
Pixel size	$3.8 imes3.8\ \mu m$	$4.3 imes4.3~\mu{ m m}$
Read out rate	5 fps	30 fps
Supply voltage	3.3 V	3.3 V
Number of interconnections in pixel array area	4,008,960	90,112
Minimum pitch of interconnection	7.6 µm	8.6 μm 0L20150702-1 ΟLYMPUS

Specifications

	This work	Previous work
Fabrication process of top substrate	0.18-µm 1P6M	0.18-µm 1P6M
Fabrication process of bottom substrate	0.13-µm 1P6M	gger .18-µm 1P6M
Chip size	20.1 × 19.66 mm	6.5 imes 6.5 mm
Pixel area size	17.51 × 13.22 mm	$\begin{array}{c} 2.02 \\ \text{Higher} \end{array} \times 2.20 \text{ mm} \\ \hline 10 \times 540.00 \end{array}$
Effective pixels	4608 (H) $ imes$ 3480 (V) ackslash	лоч (H) × 512 (V)
Pixel size	$3.8 imes3.8\ \mu m$ Fir	her $4.3 \times 4.3 \mu\text{m}$
Read out rate	5 fps	30 fps
Supply voltage	3.3 V	3.3 V
Number of interconnections in pixel array area	4,008,960 Hig	<mark>her</mark> 90,112
Minimum pitch of interconnection	7.6 µm Fir	ner 8.6 μm 0L20150702-1 OLYMPUS

Measurement Results

	This work (Pixel Size: $3.8 imes 3.8 \ \mu m$)	Previous work (Pixel Size: 4.3 × 4.3 μm)
Conversion gain	35 µV/h+	26 µV/h+
Full well capacity	35,000 h+	30,000 h+
Sensitivity with 3200-K light source (B/W sample)	35,000 h+/lxs	60,000 h+/lxs
Dark current at 60°	50 h+/s	1000 h+/s
Parasitic light sensitivity (PLS)	-180 dB	-160 dB

Photodiode process and pixel layout were optimized

OL20150702-1 OLYMPUS

Contents

- Background
 - Motivation/target
 - Previous work (ISSCC2013)
 - New target
- Sensor design
 - Image sensor architecture
- Present results
 - Image captured with sensor
 - Image sensor specifications
- Summary
 - Conclusion
 - Future work

Key technology

- Wafer on wafer bonding
- Interconnection at 7.6-µm pitch
- •4 million interconnections in pixel area

Achievements

- I6Mpixel global-shutter function with -180-dB PLS
- High image quality

Technology

- Finer pitch interconnection

- Improvement sensor specs for global shutter (frame rate, random noise)

Applications

- Advanced image sensor using pixel level interconnection

(minimum chip size, in-pixel ADC, WDR)

- 3D stacked image sensor with other chips (DSP, memory)

